Static power model for CMOS and FPGA circuits
نویسندگان
چکیده
منابع مشابه
CB-Power: a hierarchical cell-based power characterization and estimation environment for static CMOS circuits
In this paper, we present CB-Power, a hierarchical cell-based power characterization and estimation environment for static CMOS circuits. The environment is based on a cell characterization system for timing, power and input capacitance and on a cellbased power estimator. The characterization system can characterize basic, complex and transmission gates. During the characterization, input sle...
متن کاملMaximum Power Estimation for Cmos Circuits under Arbitrary Delay Model
Estimation of maximum power dissipation is important in designing highly reliable VLSI systems. However, maximum power estimation for CMOS circuits is essentially a combinatorial optimization problem, which has exponential complexity in the worst case. For large-scaled circuits, it is CPU time intensive to exhaustively search for the optimal input patterns to induce maximum power. The feasible ...
متن کاملASAP: A Transistor Sizing Tool for Speed Area and Power Optimization of Static CMOS Circuits
This paper introduces an automated transistor sizing tool (ASAP) that incorporates accurate gatelevel functio~nal models and can be used for delay, area, and power optimization of CMOS combinational logic circuits in a VLSI design environment. ASAP considers the performailce improvement of VLSI CMOS circuits by optimally sizing the transistors on the first N critical paths. The global picture o...
متن کاملTransistor sizing for low power CMOS circuits
A direct approach to transistor sizing for minimizing the power consumption of a CMOS circuit under a delay constraint is presented. In contrast to the existing assumption that the power consumption of a static CMOS circuit is proportional to the active area of the circuit, it is shown that the power consumption is a convex function of the active area. Analytical formulation for the power dissi...
متن کاملVarious Low Power Techniques for CMOS Circuits
Designing high-speed low-power circuits with CMOS technology has been a major research problem for many years. The increasing demand for low-power design can be addressed at different design levels, such as software, architectural, algorithmic, circuit, and process technology level. This paper presents different approaches to reduce power consumption of any arbitrary combinational logic circuit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IET Computers & Digital Techniques
سال: 2021
ISSN: 1751-8601,1751-861X
DOI: 10.1049/cdt2.12021